EELE 367 – Logic Design (4cr) Department of Electrical & Computer Engineering Montana State University - Bozeman, MT Summer 2018 – 4x4 Session 3 - 7/9/18 to 8/2/18 - Fully Online

Description: This course introduces students to advanced digital logic design. This course is a continuation of *EELE 261 – Introduction to Logic Circuits* and covers large scale digital system design using a hardware description language (VHDL). This course covers the VHDL language in depth and explains how to use it to describe complex combinational circuits, synchronous sequential logic circuits, and computer systems. Functional verification of VHDL designs is accomplished using a logic simulator. This course includes a weekly lab where students will get hands-on experience implementing digital systems on Field Programmable Gate Arrays.

Outcomes: At the end of this course a student should be able to:

- 1) Understand how to describe a digital system using a Hardware Description Language.
- 2) Model complex combinational logic in VHDL.
- 3) Model complex sequential logic in VHDL including state machines and counters.
- 4) Incorporate pre-existing logic cores into your VHDL design.
- 5) Understand the HDL design flow including synthesis and place/route and its effect on timing.
- 6) Perform logic simulations on a VHDL design.
- 7) Prototype digital systems on an FPGA.
- Instructor: Dr. Brock J. LaMeres (call me Brock) 533 Cobleigh Hall Bozeman, MT 59711 phone: 406-994-5987; email: lameres@montana.edu; web: www.montana.edu/blameres/
- **Time & Location:** 4 week summer session #3 (7/9/18 8/2/18), Fully Online
- Required Material: This is a <u>fully online</u> course that will consist of reading and video assignments, working online homework problems, taking online quizzes/exams, and performing laboratory experiments using a portable kit. This course will use the *Brightspace D2L* course management system. All handouts, homework, quizzes/exams, and video content will be provided through Brightspace. Lab demo's will be conducted by uploading screenshots of measurements and short videos of your circuit operation. The following items are required for this course.
 - 1) A computer with high speed internet running Windows. Our design software doesn't support Macs.
 - 2) The textbook.

Introduction to Logic Circuits and Logic Design with VHDL, Springer International Publishing, 1st Edition by Brock J. LaMeres (Hardcover ISBN 978-3-319-34194-1, eBook ISBN ISBN 978-3-319-34195-8)

The hardcover version is available for purchase at the MSU bookstore. However, I suggest looking on amazon.com as I see it regularly on sale for \$60 for a new version.

- 3) Digital logic portable lab kit. Kits are checked out and must be returned after course ends.
- 4) A camera capable of taking short videos of lab demos, usually just a smartphone.

Pre-Requisites: EELE 261 – Introduction to Logic Circuits (or equivalent)

Course Website:	<u>https://ecat1.montana.edu/</u> This is the <i>BrightSpace LE</i> course management system. This website will be used for all materials within the course. If you have technical difficulties with the system (i.e., can't login, the system is down, etc), contact the Desire2Learn Help Desk at 994-3255.
Office Hours & Lab Demos:	The primary mode of communication with the instructor will be email. We can also have office hours using video conferencing through Google+ Hangout upon request. The hours that the instructor will be available each week will be determined after meeting with the class during the first week.
	Lab demos are handled via uploading short videos taken on your phone to Brightspace.
Grading Distribution:	Weekly Homework Labs- 200 pts (20%) - 250 pts (25%)There will be 1000 points available throughout the course.End of Module Quizzes Exam(s)- 100 pts (10%) - 250 pts (25%)- 250 pts (25%)Final Project- 200 pts (20%)
Grading Scale:	90% - 100% = A 80% - 89% = B 70% - 79% = C 60% - 69% = D 0% - 59% = F
	Note 1: The instructor reserves the right to apply a grading curve and to assign +/-'s to grades as appropriate.
	Note 2: A passing grade in the laboratory (>70%) component of this class is necessary to pass the course.
Academic Policies:	This course will follow the policies outlined in the <i>Conduct Guidelines and Grievance</i> <i>Procedures for Students</i> " (<u>http://www2.montana.edu/policy/student_conduct/</u>) and the <i>MSU</i> <i>Policy and Procedures Manual</i> (<u>http://www2.montana.edu/policy/</u>). Please consult these documents on policies regarding academic honesty, student and instructor rights, and general standards of conduct.
Course Components:	<u>Reading</u> : This course covers chapters 8-13 in the textbook. The course will follow the textbook EXACTLY. All homework, quiz, and exam problems are directly out of the book.
	Instructional Videos: There will be short videos for each section in the textbook and each lab.
	<u>Homework</u> (graded, 200 pts): There will be weekly, graded homework. These will be in the form of either an online quiz within the D2L system or a VHDL simulation that will be uploaded to a Brightspace <i>Assignment</i> folder. You can open and work on the multiple choice homework for as long as you'd like as long as you submit before the deadline.
	<u>Laboratory</u> (graded, 250 pts): There will be weekly laboratory exercises that will be conducted using the portable lab kit checked out from the instructor. Each lab will be demonstrated to the instructor by uploading screenshots of measurements or short videos (<5 seconds).
	End of Module Quizzes (graded, 100 pts): There are 6 modules that will be covered in this course. The time spent on each module ranges between 1 to 3 weeks. At the end of each module there will be an end-of-module quiz. Quizzes are TIMED. Once you start, you have a predetermined about of time to complete and submit. The time allowed is based on how many weeks the module covered and range between 30 to 90 minutes.
	Exams (graded, 250 pts): There will be two exams, each worth 125 points. These exams will be fully online. Exams are TIMED.
	Final Project (graded, 200 pts): Instead of a final exam, students will complete a project where they will build a full 8-bit microcomputer.